Robert A. Jensen
Accountancy in Austin, TX

6760865, Jul 6, 2004

May 16, 2001

09/859324

James S. Ledford - Cedar Park TX
Alex S. Yap - New York NY
Robert A. Jensen - Austin TX
Brian E. Cook - Austin TX
Mark S. Aurora - Austin TX

Freescale Semiconductor, Inc. - Austin TX

G06F 1100

714 30, 714 31, 714718, 714733, 365201

An integrated circuit has a Built-In Self-Test (BIST) controller ( ) that has a sequencer ( ) that provides test algorithm information for multiple memories ( ). The sequencer identifies the test algorithm that is to be performed and multiple memory interfaces ( ) interpret the output of the sequencer and perform the algorithm on the multiple memories. The multiple memories may be different or the same regarding type, size, data widths, etc. Having multiple memory interfaces provides flexibility to tailor the test algorithm for each memory, but yet keeps the advantage of a single source of identifying the test algorithm. With the memories being non-volatile, timing information with regard to the test algorithm is stored in the memories. This timing information is read prior to performing the test algorithm and is used in performing the test algorithm.

7113430, Sep 26, 2006

May 31, 2002

10/158991

Alexander Hoefler - Round Rock TX, US
Khoi V. Dinh - Austin TX, US
Robert A. Jensen - Austin TX, US
Matthew B. Rutledge - Austin TX, US

Freescale Semiconductor, Inc. - Austin TX

G11C 16/08

36518523, 36518529, 36518518

A device for reducing the effects of leakage current within electronic devices is disclosed. In one form, a high voltage driver includes a high voltage source coupled to at least one high voltage transistor and a leakage offset module coupled to at least a portion of one of the high voltage transistors. The leakage offset module includes a diode connected MOS device operable to generate an offset voltage and an MOS shunting device coupled in a parallel with the diode connected MOS device. During operation, the diode connected MOS device generates an offset voltage based on a sub-threshold leakage associated with using the high voltage source and the MOS shorting device is operable to short the diode connected MOS device when sub-threshold leakage current is relatively low.

6501692, Dec 31, 2002

Sep 17, 2001

09/953767

John L. Melanson - Austin TX
Dimitris Pantelakis - Austin TX
Robert A. Jensen - Austin TX
Vikram Shenoy - Austin TX

Cirrus Logic, Inc. - Austin TX

G11C 700

365201, 365154

A stress test circuit and method for static random access memory (“SRAM”) cells of an SRAM device are disclosed. The stress test component has a resistance element and a switch component to electrically couple the resistance element between a bit line and complementary bit line of an SRAM cell storing a digital value. Stress test component is activated to electrically couple the resistance element to the bit line and complementary bit line. An electrical path is created causing a voltage on an SRAM circuit path maintaining the digital value to be pulled in one direction by a stress current. The electrical path causes another voltage on another SRAM circuit path maintaining a complementary digital value to be pulled in an opposite direction by the stress current. The SRAM cell is then read to determine whether the digital value has changed state.

6507222, Jan 14, 2003

Jul 23, 2001

09/911334

Robert A. Jensen - Austin TX
Dimitris C. Pantelakis - Austin TX

Cirrus Logic, Inc. - Austin TX

G01R 1900

327 51, 327 54

An apparatus and method for processing a data input signal with a single ended sense amplifier. The single ended sense amplifier includes a transmission gate circuit and a control circuit coupled between a feedback inverter circuit and an output signal that is fed back to the feedback inverter circuit. An inverter circuit is coupled between an enable signal and the transmission gate and control circuits. During pre-charge operation, the input to the feedback inverter circuit is driven to a first state. The feedback inverter correspondingly drives the input signal to a sensing inverter to a state that is complementary to the input to the feedback inverter circuit, thereby assisting the pre-charge mode and substantially reducing time delay due to the input signal contending with the feedback inverter circuit. One advantage of the present invention is that sense amplifiers can be sized for faster sensing than would other-wise be feasible due to the excessive contention during the pre-charge mode.

7032083, Apr 18, 2006

Aug 13, 2002

10/217364

Robert Arthur Jensen - Austin TX, US
Mail Khoi - Austin TX, US
Vikram Shenoy - Austin TX, US
Dimitris Pantelakis - Austin TX, US

Cirrus Logic, Inc. - Austin TX

G06F 12/00

711154, 345567

Memory address decoder circuitry including a decoder for activating a corresponding memory access control conductor in response to registered address bits. An address register stores received address bits for presentation to the inputs of the decoder and includes reset circuitry for resetting the outputs of the address register to an inactive state during an inactive time period to reduce transition glitches in the decoder during latching in a subsequent active period.