OSCAR DANIEL ORTEGA, MD
Marriage and Family Therapists at 104 Ct, Miami, FL

4991169, Feb 5, 1991

Aug 2, 1988

7/227832

Gordon T. Davis - Boca Raton FL
Michael G. Ho Lung - Boca Raton FL
Baiju D. Mandalia - Boca Raton FL
Roland J. Millas - Coral Gables FL
Oscar E. Ortega - Miami FL
Rafael J. Picon - Boca Raton FL
Loran R. Queen - Boca Raton FL
Richard H. Robinson - Dunwoody GA
William R. Robinson - West Palm Beach FL
Leo A. Sharp - Boca Raton FL
Jan W. van den Berg - Boca Raton FL

International Business Machines Corporation - Armonk NY

H04J 300

370 77

A dual digital signal processor (DSP) provides real time links between multiple time division channels of a digital carrier system (e. g. T-1) and a host data processor. Operating only on digital signals, internally and at its interfaces to the carrier and host systems, the DSP exchanges data and control signalling information with the carrier system and data and control information with the most processor, converting the data in passage to different digital forms. At the interface to the carrier system, signals are received and transmitted in a form adapted to diverse terminal equipment of users remotely linked to the carrier system via the switched public network. At the host interface, signals are transferred and received in a form suited to the data process requirements of the host system (e. g. data bytes directly representing alphanumeric characters). Thus, the DSP acts as the equivalent of multiple different types of modems in performing required conversions.

5572695, Nov 5, 1996

May 31, 1994

8/250974

Lawrence P. Andrews - Boca Raton FL
Derrick L. Arias - Miami FL
Judith M. Linger - Delray Beach FL
Baiju D. Mandalia - Boca Raton FL
Oscar E. Ortega - Miami FL
John C. Sinibaldi - Pompano Beach FL

International Business Machines Corporation - Armonk NY

G06F 1202

395412

A digital signal processing system includes first and second logical memory mapping units coupled to first and second digital processors respectively and to a data storage unit. The system further includes first and second mapping registers for containing first and second address mapping information coupled to the first and second digital processors respectively. The first and second mapping units are operative to receive (i) first and second logical addresses generated by the first and second digital processors respectively and (ii) first and second address mapping information respectively, and generate first and second physical addresses such that each of the digital processors can independently access any of a plurality of memory locations within the data storage unit.

5634099, May 27, 1997

Dec 9, 1994

8/352953

Lawrence P. Andrews - Boca Raton FL
Derrick Arias - Coral Springs FL
Baiju D. Mandalia - Boca Raton FL
Oscar E. Ortega - Miami Beach FL
John C. Sinibaldi - Pompano Beach FL
Kevin B. Williams - North Lauderdale FL

International Business Machines Corporation - Armonk NY

G06F 1517

39520007

There is provided a Direct Access Memory Unit (DAu) that is associated with a remote processor module in a multi-processing system. The DAU performs Direct Memory Access (DMA) operations independently of a Central Processing Unit (CPU) in the remote processor module. The CPU requests a DMA by writing information relevant to the DMA to the remote processor's memory. The address of each control block is written to a circular queue, also in the remote processor's memory. The DAU determines if there are any control blocks to process and if so, the DAU will perform the DMA operation (reading data from or writing data to the memory of the host processor), all without the intervention of the CPU of the remote processor module. The CPU adds a new control block by loading its address in a location in the circular queue that is ahead of the circular queue location that the DAU is processing. The CPU can abort a pending DMA request during DAU operations by setting a skip bit in the control block.

5553293, Sep 3, 1996

Dec 9, 1994

8/353016

Lawrence P. Andrews - Boca Raton FL
Baiju D. Mandalia - Boca Raton FL
Oscar E. Ortega - Miami Beach FL
John C. Sinibaldi - Pompano Beach FL
Kevin B. Williams - North Lauderdale FL
Christopher D. Touch - Augusta GA

International Business Machines Corporation - Armonk NY

G06F 1324

395734

An interprocessor interrupt hardware unit ("IIU") for processing interrupts between a remote processor and a host processor on a multiprocessor system. The IIU off loads tasks involved in processing interrupts from the operating kernel of the remote processor. Control blocks of interrupt information and commands are stored in Data Random Access Memory (DRAM) by the remote processor. The remote processor sets up a buffer of control block memory addresses in DRAM for the IIU to access to retrieve the control blocks from DRAM. The IIU retrieves a control block and loads the control block into registers. The IIU then issues an interrupt request to the host processor. The host processor receives the interrupt request and reads the registers to obtain the control block. The host processor clears the interrupt request and indicates to the IIU that the interrupt has been processed. The IIU then notifies the remote processor that the interrupt has been processed.