Inventors:
Suryaprasad Kareenahalli - Folsom CA, US
Zohar Bogin - Folsom CA, US
Mihir Shah - Folsom CA, US
International Classification:
G06F012/00
Abstract:
Embodiments of the present invention provide for adaptively tuning the memory idle timer value in real time. Selected memory idle clock cycles are sampled to dynamically determine an optimized memory idle timer value. To optimize latency during sampling, the number of page hits (N) and number of page misses (N) are multiplied by weighted values Wand W, respectively, such that the weighted function (W* N)-(W* N) is maximized. The weight associated with a page miss (W) is greater than the weight associated with a page hit (W), resulting in a bigger penalty for a page miss than a page hit. The selected setting is continuously optimized.