MICHAEL JOHN FLEMING
Physical Therapy in Colorado Springs, CO

5303172, Apr 12, 1994

Feb 16, 1988

7/155671

Surender S. Magar - Colorado Springs CO
Michael E. Fleming - Colorado Springs CO
Shannon N. Shen - Colorado Springs CO
Christopher D. Furman - Colorado Springs CO
Kenneth N. Murphy - Colorado Springs CO

Array Microsystems - Colorado Springs CO

G06F 15332

364726

A digital array signal processor and an associated method are described for implementing the fast Fourier transform radix-4 butterfly algorithm. The digital array signal processor is an integrated circuit with a four stage pipeline and can perform a radix-4 butterfly operation on four complex operands every 80 nanoseconds. Using the decimation-in-frequency implementation of the radix-4 butterfly algorithm, the digital array signal processor includes a first stage for distribution of complex input operand values, a second stage for performing addition and subtraction operations, a third stage for performing multiplication operations and a fourth stage for distribution of the output operand values. The digital array signal processor can be reconfigured to perform a radix-2 butterfly operation on two sets of two complex numbers during the 80 nanosecond machine cycle as well as frequently used arithmetic and logic operations. The digital signal array processor can be configured to perform a series of operations on an array of operands or can be one of a series of processors, each processor performing a separate operation on an operand array.

5029079, Jul 2, 1991

Aug 4, 1988

7/228611

Surendar S. Magar - Colorado Springs CO
Gerry C. Lui Kuo - Colorado Springs CO
Raul A. Aguilar - Colorado Springs CO
Michael E. Fleming - Colorado Springs CO

Array Microsystems, Inc. - Colorado Springs CO

G06F 15332, G06F 7544, G06F 1316

364200

A control apparatus for use with a digital signal processing device and associated memory units is described. The control apparatus determines, along with the electrical configuration of the digital signal processing device and associated memory units, the application of members of a signal array to be processed and the removal of the members of a processed signal array from the digital signal processing device. The control apparatus controls the location of data exchanged between the digital signal processing device and the associated memory units. The control apparatus permits the digital signal processing device and associated memory units to operate in a normal mode where a predetermined processing operation is performed on the members of a signal array, a recursive mode where a series of operations are performed on a signal array by a single digital signal processing unit, and a sequential mode where a series of processing operations are performed on a signal array using a by plurality of digital signal processing units coupled in a series arrangement. The control apparatus has provision for automatic accommodation of predetermined latency in the signal member path, resulting from pipelined computation and from pipelined memory accesses, as well as accommodating preselected signal array sizes and preselected signal array overlap.