MICHAEL J DAVIS, JR.
Pharmacy at 6 St, Boca Raton, FL

4035779, Jul 12, 1977

Apr 30, 1976

5/681985

Richard Eugene Birney - Boca Raton FL
Michael Ian Davis - Boca Raton FL
Robert Allen Hood - Boca Raton FL
Thomas Stephen McDermott - Boca Raton FL
Larry Edward Wise - Boca Raton FL

International Business Machines Corporation - Armonk NY

G06F 1300

364200

System mode controls for obtaining limited addressability for supervisor programming operations without disturbing a user address key currently contained in a user key register (UKR). The mode controls are provided by bits in a system register called a level status register (LSR), which include an APM bit, and a supervisor state bit. The largest supervisor addressability is obtained when both the APM and supervisor state bits are set on, which permits execution of a supervisor program which can access user data and programs. In more detail, each instruction fetch must be in the supervisor key area, identified by a predetermined supervisor key value which is not in the UKR, while each operand of the fetched supervisor instruction is accessed in the user key area identified by the current key in the UKR. The supervisor is not permitted to access any user area which does not have its key in the UKR. Thus, the supervisor can be prevented from having addressability over part or all of the main memory.

4037215, Jul 19, 1977

Apr 30, 1976

5/682222

Richard Eugene Birney - Boca Raton FL
Michael Ian Davis - Boca Raton FL
Robert Allen Hood - Boca Raton FL
Lynn Allan Graybiel - Boca Raton FL
Samuel Kahn - Mountain View CA
William Steese Osborne - Boca Raton FL

International Business Machines Corporation - Armonk NY

G06F 920

364200

Active address keys (AAK) are translated into respective addressabilities in physical main memory. Each addressability comprises one or more physical blocks which may be scattered in the main memory. Each address key represents the assigned addressability in main memory for a logical address space. Plural key register sections may be loaded with the same or different address keys. For each storage access request, received from a processor or I/O channel, AAK select circuits outgate to the translator the key in the key register section corresponding to the type of the current storage access request to determine the addressability available to the access request. Each address key identifies a particular stack of one or more segmentation registers. Each segmentation register can be assigned the address of any segment (i. e. a block of contiguous physical addresses located anywhere in the main memory).

4042913, Aug 16, 1977

Apr 30, 1976

5/681982

Richard Eugene Birney - Boca Raton FL
Michael Ian Davis - Boca Raton FL
Lynn Allan Graybiel - Boca Raton FL
Robert Allen Hood - Boca Raton FL
Samuel Kahn - Mount View CA
William Steese Osborne - Boca Raton FL

International Business Machines Corporation - Armonk NY

G06F 900

364200

The disclosure describes instruction operated controls for loading or storing address key values into or from one or more address key register sections in a key-register-controlled addressing system. The controls load or store one or all key register sections of an address key register (AKR) in a processor from or to a word in either a main memory or a general purpose register (GPR). Both the load or store controls are operated by the same instruction format, in which one field indicates whether the operation is to be a load or store of the designated AKR section(s). Another field designates one AKR section, or all AKR sections, which are to be loaded or stored. A still further field designates whether the operation is to be from or to main memory or a GPR. The disclosure provides circuits which operate with microcode to perform these operations.

4038645, Jul 26, 1977

Apr 30, 1976

5/682224

Richard Eugene Birney - Boca Raton FL
Michael Ian Davis - Boca Raton FL

International Business Machines Corporation - Armonk NY

G06F 1300

364200

Combines a storage protect key stack with an access key register (AKR) and active access key (AAK) select circuits. Storage key entries in the stack correspond to the physical blocks in main memory. This combination can provide storage protection for different storage access types within address sub-ranges in the main memory associated with respective access keys. The sub-ranges are blocks of addresses within the full range of addresses of the physical memory. The protect key operation applies to physical addresses, and it obtains system addressing compatibility with an address translation operation using the same access keys as address keys with program logical addresses. Special features include a shared protect key, which need not be loaded in the AKR, to make specified sub-range(s) shareable by all users of the system, so that any user can access the blocks in memory associated with the shared protect key. For I/O accesses, an override is provided which ignores any read-only control of any memory block to which an I/O access is requested. Supervisor accesses can be made in all key areas, regardless of the AAK, the protect keys, or the read-only flag bits.

4037214, Jul 19, 1977

Apr 30, 1976

5/681984

Richard Eugene Birney - Boca Raton FL
Michael Ian Davis - Boca Raton FL
Robert Allen Hood - Boca Raton FL

International Business Machines Corporation - Armonk NY

G06F 1300

364200

A plurality of key register sections in a processor respectively associated with different machine-sensed types of accesses to a main storage of a computer system. A processor address key register (AKR) includes the following sections: (1) a section associated with an instruction-fetch type access, (2) a section associated with a source-operand fetch type access, and (3) a section associated with a sink-operand store/fetch type access. Other key register sections may be associated with respective sub-channel store/fetch type accesses. Circuits are provided which sense the different access types to select and outgate a key contained in the corresponding key register section. The values of the keys are associated with different addressabilities (i. e. address spaces). Each different key value is associated with a different stack of translation registers for containing the block addresses in real storage currently assigned to the respective addressabilities.

4047161, Sep 6, 1977

Apr 30, 1976

5/681953

Michael Ian Davis - Boca Raton FL

International Business Machines Corporation - Armonk NY

G06F 919, G06F 920

364200

A data processing system is described which has multiple sets of registers each of which is capable of autonomously controlling a common storage and common arithmetic and logic control circuits to execute respective tasks of a program. Level status blocks (LSBs), each assigned to a respective task, are held in main storage; and each contains such address and status data as is required for task execution in a controlled environment. Apparatus, including a current level register, a selected level register, a pending level register and an in-process bit latch, is controlled during the execution of a load level status block (LLSB) instruction to transfer the LSB of a selected task from storage to the selected register set, determine the status of the in-process bit of the selected task LSB and the relative priority levels of the current and selected tasks, and pursuant to said two determinations handle the task dispatching, preemption, enqueuing, dequeuing functions without the need for further software processing. At the completion of the LLSB instruction execution, either the current task execution is continued, the selected task is initiated, a pending task is initiated or a system wait state is entered. A store level status block (STLSB) instruction is executed to copy the LSB of a selected task from the register set to storage.

4038642, Jul 26, 1977

Apr 30, 1976

5/682229

Max Abbott Bouknecht - Boca Raton FL
Michael Ian Davis - Boca Raton FL
Louis Peter Vergari - Palm Springs FL

International Business Machines Corporation - Armonk NY

G06F 304, G06F 1300

364900

The interface between I/O control logic, or channel, and peripheral devices permits simultaneous transfer of command, device address, and data, and includes logic in a peripheral device control unit for dynamic change of the attached peripheral device interrupt priority level while the device may be executing a prior command. The I/O control logic includes means for initiating serial poll signalling while other transfers are taking place on the interface.

4041462, Aug 9, 1977

Apr 30, 1976

5/682002

Michael Ian Davis - Boca Raton FL
Gary Wayne Mayes - Boca Raton FL
Thomas Stephen McDermott - Boca Raton FL
Larry Edward Wise - Boca Raton FL

International Business Machines Corporation - Armonk NY

G06F 918

364200

A data processing system is described wherein, during linkage to a subroutine, by a single machine instruction, a complete status save and the assignment of a dynamic work area are effected. By another single machine instruction the process is reversed. The elements of the complete machine status and the dynamic work area are retained in a hardware controlled stack, thus permitting nesting of the subroutine calls.