JOHN SPANNAUS
Electrician at Scenic Blf Dr, Austin, TX

6421053, Jul 16, 2002

May 24, 1999

09/316097

Charles Ray Johns - Austin TX
John Samuel Liberty - Pflugerville TX
Brad William Michael - Cedar Park TX
John Fred Spannaus - Austin TX

International Business Machines Corporation - Armonk NY

G06T 1120

345441

Primitives are divided into span groups of 2N spans, and then processed in M×N blocks of pixels, with the pixel blocks preferably being as close to square as possible and therefore optimized for small spans and texture mapping. Each span group is rendered block-by-block in a serpentine manner from an initial or entry block, first in a direction away from the long edge of the primitive and then in a direction towards the long edge. The interpolators include a one-deep stack onto which pixel and texel information for the initial or entry block are pushed before rendering any other blocks within the span group. Blocks or pairs of blocks within different span subgroups of the span group are then alternately rendered, such that rendering zig-zags between the span subgroups as it proceeds to the end of the span group. Once the first end of a span group is reached, the values for the initial or entry block are popped from the stack and rendering resumes from the initial or entry block in the opposite direction, but in the same serpentine or zig-zag manner, until the other end of the span group is reached. The next span group, if any, is rendered starting with a block adjacent to the last block rendered in the previous span group.

6483503, Nov 19, 2002

Jun 30, 1999

09/343447

John Fred Spannaus - Austin TX
John Alvin Voltin - Austin TX

International Business Machines Corporation - Armonk NY

G09G 500

345213, 345546, 345629

A pixel merge apparatus and method has been implemented. Included is a configurable graphics device, which may serve as a standalone graphics engine, or as a master or slave in a master/slave configuration. In stand alone mode, the mechanism drives a display device with native pixel data. A device configured in master mode is operable for receiving pixel data from a corresponding slave device, and merging the slave pixel data with native pixel data generated by a rasterizer within the ASIC. Data is communicated between slave and master using a digital data link which may also serve to drive a flat panel display in standalone mode. A FIFO, active in the master, mediates the transfer of the slave pixel data and permits switching between native and slave pixel data with signal pixel resolution. Pixel data may be merged on a frame-by-frame basis, or in split frame mode wherein a first portion of the graphic shown on a display device constitutes native pixels generated in the rasterizer corresponding to the master device, and a second portion of the displayed graphic includes pixels generated by the rasterizer in the slave device.

2014005, Feb 27, 2014

Oct 30, 2013

14/067212

Venkat Rajeev Indukuru - Austin TX, US
Daniel Owen - AUSTIN TX, US
Alexander Erik Mericas - Austin TX, US
John Fred Spannaus - Austin TX, US

INTERNATIONAL BUSINESS MACHINES CORPORATION - Armonk NY

G06F 9/38

712244

A processor performance profiler is enabled to for identify specific instructions causing performance issues within a program being executed by a microprocessor through random sampling to find the worst-case offenders of a particular event type such as a cache miss or a branch mis-prediction. Tracking all instructions causing a particular event generates large data logs, creates performance penalties, and makes code analysis more difficult. However, by identifying and tracking the worst offenders within a random sample of events without having to hash all events results in smaller memory requirements for the performance profiler, lower performance impact while profiling, and decreased complexity to analyze the program to identify major performance issues, which, in turn, enables better optimization of the program in shorter developer time.

5646651, Jul 8, 1997

Dec 14, 1994

8/355875

John Spannaus - Austin TX
Alexander G. MacInnis - San Carlos CA

G09G 500

345185

The integration of Video and Graphics Rasterization along with associated functional blocks provides a balanced MultiMedia/Graphics solution to the technology/bandwidth problem of today's higher density memories. Video rasterization, graphic rasterization, and window identifier functionality are contained on the same chip, fast Random Access Memory for each is provided for each, and the wide bus and high speed accesses to within the chip are shared and contained. The problem is therefore solved in a manner beneficial to both rasterization and video components of Multi-Media and Graphics. Window identification and control functions are added into the memory module, thus permitting both video and graphics rasterization functionality to be closely coupled to an independent high speed SRAM within the Memory Module, and thus applying the full internal wide bus bandwidth of the Frame Buffer memory to both real time video Multi-Media and graphics rasterization functions.

5790125, Aug 4, 1998

Apr 22, 1996

8/636093

Thuy-Linh Tran Bui - Austin TX
Charles Ray Johns - Austin TX
John Thomas Roberson - Austin TX
John Fred Spannaus - Austin TX

International Business Machines Corporation - Armonk NY

G06T 1100

345435

Graphics information is efficiently transferred from a host computer to a graphics subsystem in which rendering and pixel data is generated by the host system. A masked span operation provides an assist for 3D rendering performed by the system processor of the host and other system resources. Storage of depth, alpha, stencil, and other pixel data is in system memory including one or more ancillary graphics buffers. The main processor of the host system generates pixel data associated with an image. This data is checked against the buffers. As a result of such checking, a mask is generated by the host system. The mask is transferred in burst mode across the host-graphic subsystem PCI bus to the graphics subsystem in combination with span width, and in the case of interpolated color, color base and color increment data, and X,Y coordinate of the first pixel. In the graphics subsystem the mask is employed with the other data to load the frame buffer with the portion of pixel data defined by the mask.

7844849, Nov 30, 2010

Jun 4, 2007

11/757450

Michael Joseph Genden - Austin TX, US
John Fred Spannaus - Austin TX, US

International Business Machines Corporation - Armonk NY

G06F 1/04

713500, 713501

A system and method for identifying and manipulating logic analyzer data from multiple clock domains is presented. A logic analyzer receives debug data and determines whether the debug data is a full frequency data type, a half frequency data type, or a crossed data type. Once determined, the logic analyzer reconstructs the debug data such that debug condition-matching logic may process the reconstructed data in a full frequency domain. For half frequency data types, the logic analyzer adds masked data values to the data in order to reconstruct the data into to the full frequency domain before processing the data. For crossed data types, the logic analyzer reconstructs the data into its original format before processing the data in a full frequency domain.

8615742, Dec 24, 2013

Nov 16, 2010

12/946959

Venkat Rajeev Indukuru - Austin TX, US
Daniel Owen - Manchester, GB
Alexander Erik Mericas - Austin TX, US
John Fred Spannaus - Austin TX, US

International Business Machines Corporation - Armonk NY

G06F 9/44, G06F 9/45

717127, 717124, 717128, 717131, 717151, 717154

A processor performance profiler is enabled to for identify specific instructions causing performance issues within a program being executed by a microprocessor through random sampling to find the worst-case offenders of a particular event type such as a cache miss or a branch mis-prediction. Tracking all instructions causing a particular event generates large data logs, creates performance penalties, and makes code analysis more difficult. However, by identifying and tracking the worst offenders within a random sample of events without having to hash all events results in smaller memory requirements for the performance profiler, lower performance impact while profiling, and decreased complexity to analyze the program to identify major performance issues, which, in turn, enables better optimization of the program in shorter developer time.

2013015, Jun 13, 2013

Feb 7, 2013

13/761823

International Business Machines Corporation - Armonk NY, US
John F. Spannaus - Austin TX, US

INTERNATIONAL BUSINESS MACHINES CORPORATION - Armonk NY

G06F 3/0481

715856

Moving a pointer in a graphical user interface environment is provided. An input comprising an initial delta value determined by a device driver is received from the device driver. The initial delta value is located in a data structure. A new delta value associated with the initial delta value is selected from the data structure. A new position of a pointer in the graphical user interface environment is calculated based on the new delta value. The new position of the pointer is sent to the graphical user interface environment for rendering.

8407624, Mar 26, 2013

Oct 2, 2008

12/244351

John Fred Spannaus - Austin TX, US

International Business Machines Corporation - Armonk NY

G06F 3/048

715856, 715857, 715858, 345156, 345157, 345159

Moving a pointer in a graphical user interface environment is provided. An input comprising an initial delta value determined by a device driver is received from the device driver. The initial delta value is located in a data structure. A new delta value associated with the initial delta value is selected from the data structure. A new position of a pointer in the graphical user interface environment is calculated based on the new delta value. The new position of the pointer is sent to the graphical user interface environment for rendering.

8514999, Aug 20, 2013

Dec 6, 2011

13/312715

Giles R. Frazier - Austin TX, US
Venkat R. Indukuru - Austin TX, US
Alexander E. Mericas - Austin TX, US
John F. Spannaus - Austin TX, US

International Business Machines Corporation - Armonk NY

H03K 23/00

377 33, 377 15, 377 52

Occurrences of a particular event in an electronic device are counted by incrementing an event counter each time a variable number of the particular events have occurred, and automatically increasing that variable number as the total count increases. The variable number (prescale value) can increase geometrically according to a programmable counter base each time the count mantissa overflows. The event counter thereby provides hardware-implemented automatic prescaling while significantly reducing the number of interface bits required to support very large count ranges, and retaining high accuracy at very large event counts.