JOHN GARY PALMER, DDS
Dentist in Spokane, WA

4338675, Jul 6, 1982

Feb 13, 1980

6/120995

John F. Palmer - Hillsboro OR
Bruce W. Ravenel - Sunnyvale CA
Rafi Nave - Kiriat Motzkia, IL

Intel Corporation - Santa Clara CA

G06F 748, G06F 900, G06F 1100

364748

A floating point, integrated, arithmetic circuit is organized around a file format having a floating point numeric domain exceeding that of any single or double precision floating point numbers, long or short integer words or BCD data upon which it must operate. As a result the circuit has a greater reliability, range and precision than ever previously achieved without entailing additional circuit complexity. Reliability is further enhanced by a systematic three bit rounding field, and by including means for detecting every error or exception condition with an optional expected response provided thereto by hardware. As a result of such organization, an unexpected increase of capacity is achieved wherein transcendental functions can be computed totally in hardware, and whereby mixed mode arithmetic can be implemented without difficulty. The numeric processor also includes a programmable shifter capable of arbitrary numbers of bit and byte shifts in a single clock cycle, as well as an arithmetic unit capable of implementing multiplication, division, modulo reduction and square roots directly in hardware.

4484259, Nov 20, 1984

Jan 22, 1982

6/341703

John Palmer - Hillsboro OR
Bruce Ravenel - Sunnyvale CA
Rafi Nave - Kiriat Motzkia, IL

Intel Corporation - Santa Clara CA

G06F 744

364754

A floating point, integrated, arithmetic circuit is organized around a file format having a floating point numeric domain exceeding that of any single or double precision floating point numbers, long or short integer words of BCD data upon which it must operate. As a result the circuit has a greater reliability, range and precision than ever previously achieved without entailing additional circuit complexity. Reliability is further enhanced by a systematic three bit rounding field, and by including means for detecting every error or exception condition with an optional expected response provided thereto by hardware. As a result of such organization, an unexpected increase of capacity is achieved wherein transcendental functions can be computed totally in hardware, and whereby mixed mode arithmetic can be implemented without difficulty. The numeric processor also includes a programmable shifter capable of arbitrary numbers of bit and byte shifts in a single clock cycle, as well as an arithmetic unit capable of implementing multiplication, division, modulo reduction and square roots directly in hardware.

4509144, Apr 2, 1985

Dec 5, 1983

6/558171

John Palmer - Hillsboro OR
Bruce Ravenel - Sunnyvale CA
Rafi Nave - Kiriat Motzkia, IL

Intel Corporation - Santa Clara CA

G06F 100, G11C 1900

364900

A programmable bidirectional shifter is disclosed comprised of a first bidirectional load and read interface circuit selectively activated for left shifts, and a similarly constituted second bidirectional load and interface circuit which is selectively activated for right shifts. The first interface circuit is coupled to a byte shift matrix while the second interface circuit is coupled to a bit shift matrix. The byte shift matrix is arranged and configured to shift the input quantity by a multiple of bytes, namely multiples of eight bits. The bit shift matrix is similarly constituted to shift its input quantity by a selected number of bit locations up to seven consecutive places. The bit and byte shift matrices are coupled to allow bidirectional flow of signals therebetween. The bit and byte matrix are controlled by a bit and byte shift control circuit respectively which determines the number of bytes and bit places each matrix will actually shift.