David Carl Morgan
Nursing at Beacon Way, Fort Collins, CO

6662349, Dec 9, 2003

Feb 27, 2002

10/086232

David A. Morgan - Fort Collins CO
Richard D. Blinne - Fort Collins CO
James A. Jensen - Eagan MN
Christopher J. Tremel - St. Louis Park MN

LSI Logic Corporation - Milpitas CA

G06F 1750

716 10, 716 8

A method of repeater insertion in a hierarchical integrated circuit includes defining an initial floorplan for a parent macro at a parent level in a hierarchical circuit design; passing outline and pin locations from the parent macro to a child macro sharing a common area with the parent macro; defining or modifying a floor plan for the child macro at a child level in the hierarchical circuit design in response to the outline and pin locations passed from the parent macro; passing physical restrictions in the child macro from the child macro to the parent macro; determining a location for a cell at the parent level of the hierarchical circuit design in an area of the parent macro shared by the child macro in response to the physical restrictions passed from the child macro; passing physical constraints in the parent macro associated with placement and routing of the cell from the parent level to the child macro; and generating an abstract representation for the child macro at the child level that includes an area cut out of the child macro corresponding to the location of the cell.

6530073, Mar 4, 2003

Apr 30, 2001

09/847838

David A Morgan - Fort Collins CO

LSI Logic Corporation - Milpitas CA

G06F 1750

716 18, 716 4, 716 5, 716 6, 716 10

A Register Transfer Language (RTL) annotation software tool that: (1) automatically calculates new RTL of a circuit to facilitate subsequent RTL level Engineering Change Orders (ECOs) on a circuit where gate level changes have occurred during layout; and (2) automatically calculates a gate level netlist that corresponds to the RTL ECO which can be fed to modern layout tools with minimal disruption to the existing layout. In a preferred embodiment, the tool is software driven, iterative, and tracks any changes that need to be made for any given circuit described by a hardware description language (HDL) though a series of intermediate and preliminary data files. The software receives input in the way of user input, constraints, and an RTL description for a pre-ECO circuit, and outputs the post-layout annotated RTL description. Subsequent ECOs are taken as input from the user in the form of a modified annotated RTL description and the software produces a corresponding gate level netlist for the ECO circuit, all the while preserving as much of the data generated during this process to avoid wasteful duplication of effort.

6463571, Oct 8, 2002

Mar 14, 2001

09/808549

David A. Morgan - Fort Collins CO

LSI Logic Corporation - Milpitas CA

G06F 1750

716 5, 716 10

In this method for hierarchical extraction of interconnect parasitic data for integrated circuits, a representation of coupled interconnects and polygon data copied from an upper level to a lower level is simplified so that the coupled interconnects and the polygon data are considered to be ground wires. This method also features instance-specific management of hardmac data from copied hardmac views to create SPEF files using both chip level and macro level back-annotation in a hierarchical representation.

6083271, Jul 4, 2000

May 5, 1998

9/072566

David Allen Morgan - Fort Collins CO

LSI Logic Corporation - Milpitas CA

G06F 1750

716 1

Methods and apparatus for use with electronic circuit design tools to define and test multiple power and ground domains within an electronic circuit design. The present invention defines a power and ground specification associated with a CAD/CAE tools design database. To build the power and ground specification, first, power and ground domains are defined and the circuit design is partitioned into one or more groups of devices which correspond to the power and ground domains. Second, power and ground signals are associated with these defined groups of devices. Lastly, this information is stored within a power and ground specification integrated with the information within the design database to allow the CAD/CAE tools to test the multiple power and ground domains within the IC or circuit board design.

2010025, Sep 30, 2010

Mar 27, 2009

12/412641

Joshua Johnson - Rochester MN, US
David Smith - Rochester MN, US
Steven Schauer - Loveland CO, US
David Morgan - Fort Collins CO, US

G06F 3/00

710 18

Described embodiments provide for switching from a low-power mode of a device such as, for example, a SAS or SATA receiver, to an active mode. The device enters the low-power mode by shutting down i) logic devices of a physical layer of the device and ii) a decoding circuit of the device. Activity at an input of a receiver of the device is detected while in low-power mode, and the device switches, in response to the detected activity, from the low-power mode to the active mode by powering up i) the logic devices of the physical layer and ii) the decoding circuit when activity is detected, thereby responding to the detected activity as if it is a predetermined command.