Bruce A Williams
Land Surveyors in Sandy, UT

5485484, Jan 16, 1996

Dec 21, 1993

8/171059

Bruce H. Williams - Sandy UT
Glenn A. Arbanas - Salt Lake City UT
Roy E. Greeff - Salt Lake City UT

Unisys Corporation - Blue Bell PA

H03D 324

375376

A bit synchronizing circuit is provided with both analog and digital devices in an enhanced bit synchronizing circuit system. There is provided a digital phase detector and a digital lock detector which are compatible with analog circuity. The output of the digital phase detector is coupled to an analog summing circuit having an output which is coupled to a low pass filter (LPF). The analog output of the LPF is coupled to the input of a voltage controlled oscillator (VCO) which produces a data rate clock. The output of the digital lock detector is coupled to an analog summing circuit having an output coupled to a low pass filter (LPF). The output of the LPF is coupled to a comparator for generating a lock indication signal output. The output of the comparator is also coupled to a sweep circuit which is coupled to an input of the voltage controlled oscillator for resolving frequency uncertainties in the bit synchronizing circuit.

5696795, Dec 9, 1997

Jul 19, 1995

8/503954

Bruce Howard Williams - Sandy UT
Roy Edgar Greeff - Salt Lake City UT
Glenn Arthur Arbanas - Salt Lake City UT

Unisys Corporation - Blue Bell PA

H04L 2720

375308

An improved quadrature phase shift key modulator circuit of the type which includes a non-linear amplifier in the transmitter and includes a frequency select logic circuit for receiving the in phase and quadrature phase digital data to be modulated onto a carrier frequency signal. The output of the frequency select circuit produces select signals that are coupled to the input of a digital carrier frequency generator. The digital carrier frequency generator synthesizes and increases, decreases, or leaves unchanged the carrier frequency as a representation of the data occurring on the in phase and quadrature phase input lines. The output of the digital carrier frequency generator is smoothed and converted to an analog signal which has a constant vector power magnitude during phase change. The constant vector power when amplified in a non-linear amplifier of the transmitter is not susceptible to regeneration of side lobes of the carrier signal, thus, provides a more narrow bandwidth modulated carrier frequency signal.

4916405, Apr 10, 1990

Oct 27, 1988

7/263677

Christopher R. Keate - Salt Lake City UT
Jeffrey Mac Thornock - Layton UT
Bruce H. Williams - Sandy UT

Unisys Corp. - Blue Bell PA

H04L 2722

329308

Apparatus is provided for locking onto a severe doppler shifted data modulated carrier signal. A phase lock loop of the type having a data detection branch, a carrier tracking branch and a voltage controlled oscillator branch is modified to provide a summing circuit at the input of the voltage control oscillator in the voltage controlled oscillator branch. A sweep control circuit is connected to the input of the summing circuit for sweeping the voltage controlled oscillator through a range of frequencies which encompass the doppler shifted carrier frequency. An automatic frequency control circuit is connected to the input of the summing circuit for automatically disconnecting the sweep control circuit from the summing circuit when the frequency of the voltage controlled oscillator reaches a predetermined value defining a window which encompasses only the center frequency of the doppler shifted carrier frequency. The automatic frequency control circuit is adapted to drive the output of the voltage controlled oscillator to the center frequency of the doppler shifted carrier frequency without overshoot and then enable the phase lock loop to phase lock onto the phase of the doppler shifted carrier frequency to provide a locked on condition.

5793797, Aug 11, 1998

May 9, 1995

8/437764

Thomas Robert Giallorenzi - Salt Lake City UT
David William Matolak - Salt Lake City UT
Johnny Michael Harris - Centerville UT
Robert William Steagall - North Salt Lake UT
Bruce Howard Williams - Sandy UT

Unisys Corporation - Blue Bell PA

H04B 1500, H04K 100, H04L 2730

375206

An electronic data transmission system has a low peak-to-average power ratio by including a transmitter circuit which receives an input signal and in response generates a distorted output signal. This distorted output signal is generated by amplifying the input signal with one particular gain when the input signal is at a maximum magnitude which gives the distorted output signal a corresponding maximum magnitude, and by amplifying the input signal with a larger gain when the input signal is in a predetermined range below the maximum magnitude. The distorted output signal travels over a communication channel to a receiver circuit, which regenerates the input signal by amplifying the distorted output signal with a gain that is the inverse of the gain by which the distorted signal is generated.

5162646, Nov 10, 1992

Jun 19, 1991

7/718089

Bruce H. Williams - Sandy UT
Valjean P. Snyder - West Valley City UT
Patrick S. Grant - Sunnyvale CA

Unisys Corp. - Detroit MI

H01J 4014

250214R

Embodiments disclose an adjustable filter (cf voltage-controlled bandwidth) having photoconductors whose resistance is adjusted by variable-intensity radiation source means, with a related feedback loop to compensate for thermal changes.

5502745, Mar 26, 1996

Dec 21, 1993

8/171058

Bruce H. Williams - Sandy UT
Rov E. Greeff - Salt Lake City UT
Glenn A. Arbanas - Salt Lake City UT

Unisys Corp. - Blue Bell PA

H04L 2503

375282

An improved digital data modulator is provided for a digital transmitter. The digital data modulator comprises of a pair of digital data synthesizers which are controlled in a manner which produces complex conjugate modulated data signals of the input signals. Summing means are provided to sum the outputs of the digital data synthesizers in a manner which removes the imaginary components and simultaneously reduces the side load power without employing conventional filters.

5210509, May 11, 1993

May 29, 1992

7/891373

Roy E. Greeff - Salt Lake City UT
Bruce H. Williams - Sandy UT
Mark B. Falslev - South Weber UT

Unisys Corporation - Blue Bell PA

H03L 712

331 4

A dual loop phase locked circuit is disclosed in which a first loop includes a phase detector, a filter, and a VCO; as a second loop includes a sweep voltage generator, a compensation circuit, and the filter of the first loop. Due to the compensation circuit, the VCO accurately tracks a signal from the sweep voltage generator, even though the filter has an electrical parameter that drifts with time and/or age and/or component selection.

5103084, Apr 7, 1992

Jun 15, 1989

7/367404

Bruce H. Williams - Sandy UT
Valjean P. Snyder - West Valley City UT
Patrick S. Grant - Sunnyvale CA

Unisys Corp. - Detroit MI

H01J 4014

250214R

Embodiments disclose an adjustable filter (cf voltage-controlled bandwidth) having photoconductors whose resistance is adjusted by variable-intensity radiation source means, with a related feedback loop to compensate for thermal changes.

4901332, Feb 13, 1990

Oct 27, 1988

7/263678

Bruce H. Williams - Sandy UT
Christopher R. Keate - Salt Lake City UT
Jeffrey Mac Thornock - Layton UT

Unisys Corp. - Blue Bell PA

H03D 318

375 81

The present invention describes a phase shift key receiver or demodulator having an A. C. couple base band automatic gain control. A pair of detectors for the automatic gain control are A. C. coupled to the output of a pair of linear analog multipliers for the purpose of eliminating DC offset signals and for minimizing thermal noise at the input of the automatic gain control circuit. The outputs of the pair of detectors connected in the data detecting branch and the carrier tracking branch of the PLL are connected to a input of the summing circuit whose output is connected to the automatic gain control loop filter. The output of the filter supplies the scaling signal employed as the scaling input to the linear analog multipliers.

4993048, Feb 12, 1991

Apr 18, 1990

7/510526

Bruce H. Williams - Sandy UT
Glenn A. Arbanas - Salt Lake City UT
Valjean P. Snyder - West Valley City UT

Unisys Corporation - Blue Bell PA

H04L 2706

375 97

Self-clocking system for demodulating phase encoded data automatically tracks incoming data rate changes by using information from a bit synchronizer to track the incoming base band data signal.